summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2022-08-29Delete dbg!() callsAlan Wu
2022-08-29Fix backend transform bug, add testMaxime Chevalier-Boisvert
2022-08-29Port over duphash and newarrayMaxime Chevalier-Boisvert
2022-08-29Port over get_branch_target()Maxime Chevalier-Boisvert
2022-08-29Port over setnMaxime Chevalier-Boisvert
2022-08-29Add jo insn and test for joMaxime Chevalier-Boisvert
2022-08-29Port topn, adjuststack, most of opt_plusMaxime Chevalier-Boisvert
2022-08-29Port guard_two_fixnumsMaxime Chevalier-Boisvert
2022-08-29Port gen_full_cfunc_returnMaxime Chevalier-Boisvert
2022-08-29Port getlocal_WC0Maxime Chevalier-Boisvert
2022-08-29Port over gen_putspecialobjectMaxime Chevalier-Boisvert
2022-08-29Port gen_putself, log what can't be compiled in --yjit-dump-insnsMaxime Chevalier-Boisvert
2022-08-29TST, CMP, AND/ANDS with registers (https://github.com/Shopify/ruby/pull/301)Kevin Newton
2022-08-29Make sure allocated reg size in bits matches insn out sizeMaxime Chevalier-Boisvert
2022-08-29AND/ANDS for A64 (https://github.com/Shopify/ruby/pull/300)Kevin Newton
2022-08-29Add Opnd.rm_num_bits() methodMaxime Chevalier-Boisvert
2022-08-29Implement X86Reg::sub_reg() methodMaxime Chevalier-Boisvert
2022-08-29Fix small bug in x86_splitMaxime Chevalier-Boisvert
2022-08-29Get rid of temporary context methodsMaxime Chevalier-Boisvert
2022-08-29Add bitwise and to x86 backendMaxime Chevalier-Boisvert
2022-08-29Add stores to one of the testsMaxime Chevalier-Boisvert
2022-08-29Move backend tests to their own fileMaxime Chevalier-Boisvert
2022-08-29Add support for using InsnOut as memory operand baseMaxime Chevalier-Boisvert
2022-08-29Rename transform_insns to forward_passMaxime Chevalier-Boisvert
2022-08-29Add assertMaxime Chevalier-Boisvert
2022-08-29Remove unused code, add backend asm testMaxime Chevalier-Boisvert
2022-08-29Port bitwise not, gen_check_ints()Maxime Chevalier-Boisvert
2022-08-29Port gen_code_for_exit_from_stub()Maxime Chevalier-Boisvert
2022-08-29Add atomic counter increment instructionMaxime Chevalier-Boisvert
2022-08-29Get side exits working, get miniruby to boot with threshold=1Maxime Chevalier-Boisvert
2022-08-29LDADDAL, STUR, BL (https://github.com/Shopify/ruby/pull/299)Kevin Newton
2022-08-29MOVK, MOVZ, BR (https://github.com/Shopify/ruby/pull/296)Kevin Newton
2022-08-29Port over putnil, putobject, and gen_leave()Maxime Chevalier-Boisvert
2022-08-29Port gen_leave_exit(), add support for labels to backendMaxime Chevalier-Boisvert
2022-08-29Add cpush and cpop IR instructionsMaxime Chevalier-Boisvert
2022-08-29Add conditional jumpsMaxime Chevalier-Boisvert
2022-08-29LDUR (https://github.com/Shopify/ruby/pull/295)Kevin Newton
2022-08-29Map comments in backendMaxime Chevalier-Boisvert
2022-08-29First pass at porting gen_entry_prologue()Maxime Chevalier-Boisvert
2022-08-29Have Assembler::compile() return a list of GC offsetsMaxime Chevalier-Boisvert
2022-08-29RET A64 instructions (https://github.com/Shopify/ruby/pull/294)Kevin Newton
2022-08-29Remove x86_64 dependency in core.rsMaxime Chevalier-Boisvert
2022-08-29Progress on codegen.rs portMaxime Chevalier-Boisvert
2022-08-29* Arm64 Beginnings (https://github.com/Shopify/ruby/pull/291)Maxime Chevalier-Boisvert
2022-08-29Add test for lea and ret. Fix codegen for lea and ret.Maxime Chevalier-Boisvert
2022-08-29Change codegen.rs to use backend Assembler directlyMaxime Chevalier-Boisvert
2022-08-29Implement gc offset logicMaxime Chevalier-Boisvert
2022-08-29Load GC Value operands into registersMaxime Chevalier-Boisvert
2022-08-29Add CCall IR insn, implement gen_swap()Maxime Chevalier-Boisvert
2022-08-29Add gen_dupnMaxime Chevalier-Boisvert