summaryrefslogtreecommitdiff
path: root/yjit/src/backend/tests.rs
diff options
context:
space:
mode:
authorMaxime Chevalier-Boisvert <maxime.chevalierboisvert@shopify.com>2022-06-15 16:16:33 -0400
committerTakashi Kokubun <takashikkbn@gmail.com>2022-08-29 08:46:56 -0700
commitabea8c8983aef411f7e6a2afbfbc25e31b2f5486 (patch)
tree1b9bddd5f7e2c51ee21f6ea7c6de7aebcbcdd3be /yjit/src/backend/tests.rs
parent1923842b3dd97cf00d1511b7962a509dd650f06b (diff)
Add stores to one of the tests
Diffstat (limited to 'yjit/src/backend/tests.rs')
-rw-r--r--yjit/src/backend/tests.rs8
1 files changed, 6 insertions, 2 deletions
diff --git a/yjit/src/backend/tests.rs b/yjit/src/backend/tests.rs
index 45b8fdfb8a..afb4c42fa8 100644
--- a/yjit/src/backend/tests.rs
+++ b/yjit/src/backend/tests.rs
@@ -146,8 +146,12 @@ fn test_reuse_reg()
let v0 = asm.add(Opnd::mem(64, SP, 0), Opnd::UImm(1));
let v1 = asm.add(Opnd::mem(64, SP, 8), Opnd::UImm(1));
- let v2 = asm.add(v0, Opnd::UImm(1));
- asm.add(v0, v2);
+
+ let v2 = asm.add(v0, Opnd::UImm(1)); // Reuse v1 register
+ let v3 = asm.add(v0, v2);
+
+ asm.store(Opnd::mem(64, SP, 0), v2);
+ asm.store(Opnd::mem(64, SP, 8), v3);
asm.compile_with_num_regs(&mut cb, 2);
}